Sixth IEEE International Conference on Computer and Information Technology (CIT'06) Implementation of an OpenVG Rasterizer with Configurable Anti-Aliasing and Multi-Window Scissoring Seoul, Korea September 20-September 22 ISBN: 0-7695-2687-X
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/CIT.2006.100
This paper describes an OpenVG-compliant hardware rasterizer with configurable anti-aliasing and multi-window scissoring. This rasterizer requires 129K logic gates with 2KB on-chip SRAM and provides satisfactory image quality with a reasonable rasterizer speed at the operational frequency of 100MHz. In this paper, we propose an optimized scanline algorithm, which provides better performance than the conventional scanline algorithm with supersampline while maintaining the flexibility and the hardware simplicity. We also propose a fast LUT-based scissoring algorithm, which has zero-latency in most of the cases. The hardware implementation of this rasterizer is explained in detail.
Citation:
Ren Huang, Soo-Ik Chae, "Implementation of an OpenVG Rasterizer with Configurable Anti-Aliasing and Multi-Window Scissoring," cit, pp.179, Sixth IEEE International Conference on Computer and Information Technology (CIT'06), 2006 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||