loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Symposium on Code Generation and Optimization (CGO'07)
San Jose, California
March 11-March 14
ISBN: 0-7695-2764-7
ASCII Text
x 
 
Jesse Fang, "Parallel Programming Environment: A Key to Translating Tera-Scale Platforms into a Big Success," Code Generation and Optimization, IEEE/ACM International Symposium on, pp. 18, International Symposium on Code Generation and Optimization (CGO'07), 2007.
 
 
BibTex
x
 
@article{ 10.1109/CGO.2007.28,
author = {Jesse Fang},
title = {Parallel Programming Environment: A Key to Translating Tera-Scale Platforms into a Big Success},
journal ={Code Generation and Optimization, IEEE/ACM International Symposium on},
volume = {0},
year = {2007},
isbn = {0-7695-2764-7},
pages = {18},
doi = {http://doi.ieeecomputersociety.org/10.1109/CGO.2007.28},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Code Generation and Optimization, IEEE/ACM International Symposium on
TI - Parallel Programming Environment: A Key to Translating Tera-Scale Platforms into a Big Success
SN - 0-7695-2764-7
SP
EP
A1 - Jesse Fang,
PY - 2007
KW - null
VL - 0
JA - Code Generation and Optimization, IEEE/ACM International Symposium on
ER -
 
Jesse Fang, Intel, Director of Programming Systems Lab
Moore?s Law will continue to increase the number of transistors on die for a couple of decades, as silicon technology moves from 65nm today to 45nm, 32 nm and 22nm in the future. Since the power and thermal constraints increase with frequency, multi-core or many-core will be the way of the future microprocessor.
Citation:
Jesse Fang, "Parallel Programming Environment: A Key to Translating Tera-Scale Platforms into a Big Success," cgo, pp.18, International Symposium on Code Generation and Optimization (CGO'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.