loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05)
Efficient FPGA Implementation of an Adaptive Noise Canceller
Palermo, Italy
July 04-July 06
ISBN: 0-7695-2255-6
Antonio Di Stefano, Universit? di Palermo
Alessandro Scaglione, Universit? di Palermo
Costantino Giaconia, Universit? di Palermo
A hardware implementation of an Adaptive Noise Canceller (ANC) is presented. It has been synthesized within an FPGA, using a modified version of the Least Mean Square (LMS) error algorithm. The results obtained so far show a significant decrease of the required gate count when compared with a standard LMS implementation, while increasing the ANC bandwidth and signal to noise (S/N) ratio. This novel Adaptive Noise Canceller is then useful for enhancing the S/N ratio of data collected from sensors (or sensor arrays) working in noisy environment, or dealing with potentially weak signals.
Citation:
Antonio Di Stefano, Alessandro Scaglione, Costantino Giaconia, "Efficient FPGA Implementation of an Adaptive Noise Canceller," camp, pp.87-89, Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.