16-bit Floating Point Instructions for Embedded Multimedia Applications

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by L. Lacassagne Articles by D. Etiemble Articles by S.A. Ould Kablia

Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05)

Palermo, Italy

July 04-July 06

ISBN: 0-7695-2255-6

	ASCII Text	x
	L. Lacassagne, D. Etiemble, S.A. Ould Kablia, "16-bit Floating Point Instructions for Embedded Multimedia Applications," Computer Architectures for Machine Perception, International Workshop on, pp. 198-203, Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05), 2005.

	BibTex	x
	@article{ 10.1109/CAMP.2005.1, author = {L. Lacassagne and D. Etiemble and S.A. Ould Kablia}, title = {16-bit Floating Point Instructions for Embedded Multimedia Applications}, journal ={Computer Architectures for Machine Perception, International Workshop on}, volume = {0}, year = {2005}, isbn = {0-7695-2255-6}, pages = {198-203}, doi = {http://doi.ieeecomputersociety.org/10.1109/CAMP.2005.1}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Architectures for Machine Perception, International Workshop on TI - 16-bit Floating Point Instructions for Embedded Multimedia Applications SN - 0-7695-2255-6 SP198 EP203 A1 - L. Lacassagne, A1 - D. Etiemble, A1 - S.A. Ould Kablia, PY - 2005 KW - null VL - 0 JA - Computer Architectures for Machine Perception, International Workshop on ER -

L. Lacassagne, Universit? Paris Sud

D. Etiemble, Universit? Paris Sud

S.A. Ould Kablia, Universit? Paris Sud

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/CAMP.2005.1

We have simulated the implementation of 16-bit floating point instructions on a Pentium4 and PowerPC G4 and G5 to evaluate the performance impact of these instructions in embedded processors for graphics and multimedia applications. Both accuracy of the computations and the execution time have been considered. For low-end embedded processors, the 16- bit FP instructions deliver a larger dynamic range than 16-bit integer with the same memory footprint. For high-end embedded processors, we add the speed up coming from wider SIMD instructions.

Citation:

L. Lacassagne, D. Etiemble, S.A. Ould Kablia, "16-bit Floating Point Instructions for Embedded Multimedia Applications," camp, pp.198-203, Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.