loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th Asian Test Symposium (ATS'05)
Robust Built-In Test of RF ICs Using Envelope Detectors
Calcutta, India
December 18-December 21
ISBN: 0-7695-2481-8
Donghoon Han, Georgia Institute of Technology, Atlanta, GA
Abhijit Chatterjee, Georgia Institute of Technology, Atlanta, GA
To address growing production test costs, a low-cost built-in test solution for RF circuits is proposed that is robust to Process, Supply Voltage and Temperature variations (PVT variations). The test solution consists of measuring the envelope of the output response to a twotone test stimulus. This is a relatively low frequency signal compared to the nominal frequency of the RF device under test (DUT) and can therefore be sampled using an on-chip ADC. The resulting test response waveform is analyzed using wavelet transforms. The corresponding wavelet coefficients are used to accurately predict the test specification values of the RF DUT in the presence of noise. The proposed test approach has been demonstrated for a 2.4GHz low noise amplifier designed in a 0.18um CMOS process and shows high prediction accuracy for the test specifications of the DUT in the presence of noise and PVT variations.
Citation:
Donghoon Han, Abhijit Chatterjee, "Robust Built-In Test of RF ICs Using Envelope Detectors," ats, pp.2-7, 14th Asian Test Symposium (ATS'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.