loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th Asian Test Symposium (ATS'05)
Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse Order Restoration and Test Relaxation
Calcutta, India
December 18-December 21
ISBN: 0-7695-2481-8
Aiman H. El-Maleh, King Fahd University, Saudi Arabia
S. Saqib Khursheed, King Fahd University, Saudi Arabia
Sadiq M. Sait, King Fahd University, Saudi Arabia
In this paper we present efficient Reverse Order Restoration (ROR) based static test compaction techniques for synchronous sequential circuits. Unlike previous ROR techniques that rely on vector-by-vector fault-simulation based restoration of test subsequences, our technique restores test sequences based on efficient test relaxation. The restored test subsequence can be either concatenated to the compacted test sequence, as in previous approaches, or merged with it. Furthermore, it allows the removal of redundant vectors from the restored subsequences using State Traversal technique and incorporates schemes for increasing the fault coverage of restored test subsequences to achieve an overall higher level of compaction. In addition, test relaxation is used to take ROR out of saturation. Experimental results demonstrate the effectiveness of the proposed techniques.
Citation:
Aiman H. El-Maleh, S. Saqib Khursheed, Sadiq M. Sait, "Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse Order Restoration and Test Relaxation," ats, pp.378-385, 14th Asian Test Symposium (ATS'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.