loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th Asian Test Symposium (ATS'05)
A New Low Power Test Pattern Generator using a Transition Monitoring Window based on BIST Architecture
Calcutta, India
December 18-December 21
ISBN: 0-7695-2481-8
Youbean Kim, Yonsei University, Korea
Myung-Hoon Yang, Yonsei University, Korea
Yong Lee, Yonsei University, Korea
Sungho Kang, Yonsei University, Korea
This paper presents a new low power BIST TPG scheme. It uses a transition monitoring window (TMW) that is comprised of a transition monitoring window block and a MUX. When random test patterns are generated by an LFSR, transitions of those patterns satisfy pseudo-random Gaussian distribution. The proposed technique represses transitions of patterns using the k-value which is a standard that is obtained from the distribution of TMW to observe over transitive patterns causing high power dissipation in a scan chain. Experimental results show that the proposed BIST TPG schemes can reduce scan transition by about 60% without performance loss in ISCAS?89 benchmark circuits that have large number scan inputs.
Citation:
Youbean Kim, Myung-Hoon Yang, Yong Lee, Sungho Kang, "A New Low Power Test Pattern Generator using a Transition Monitoring Window based on BIST Architecture," ats, pp.230-235, 14th Asian Test Symposium (ATS'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.