Seventh Asian Test Symposium (ATS'98) Test Pattern Generation for Column Compression Multiplier Singapore December 02-December 04 ISBN: 0-8186-8277-9
When used as the building cell of a parallel multiplier, the (4,2) counter tree is better suited than a Wallace tree for a VLSI implementation because of its more regular structure. In this paper test pattern generation for the CC multipliers is presented following a brief introduction to the structure of the (4,2) counter and the column compression multiplier using a (4,2) counter as its building cell. In conclusion, less test patterns are enough to exhaustively test the CC multiplier.
Citation:
Pingying Zeng, Zhigang Mao, Yizheng Ye, Yuliang Deng, "Test Pattern Generation for Column Compression Multiplier," ats, pp.500, Seventh Asian Test Symposium (ATS'98), 1998 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||