Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications

A
ASYNC
2003
Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03)
Abstract - Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Yee William Li Articles by George Patounakis Articles by Anup Jose Articles by K. L. Shepard Articles by S. M. Nowick

Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03)

Vancouver, B.C., Canada

May 12-May 15

ISBN: 0-7695-1898-2

	ASCII Text	x
	Yee William Li, George Patounakis, Anup Jose, K. L. Shepard, S. M. Nowick, "Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications," Asynchronous Circuits and Systems, International Symposium on, pp. 216, Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03), 2003.

	BibTex	x
	@article{ 10.1109/ASYNC.2003.1199181, author = {Yee William Li and George Patounakis and Anup Jose and K. L. Shepard and S. M. Nowick}, title = {Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications}, journal ={Asynchronous Circuits and Systems, International Symposium on}, volume = {0}, year = {2003}, issn = {1522-8681}, pages = {216}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASYNC.2003.1199181}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Asynchronous Circuits and Systems, International Symposium on TI - Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications SN - 1522-8681 SP EP A1 - Yee William Li, A1 - George Patounakis, A1 - Anup Jose, A1 - K. L. Shepard, A1 - S. M. Nowick, PY - 2003 KW - null VL - 0 JA - Asynchronous Circuits and Systems, International Symposium on ER -

Yee William Li, Columbia University

George Patounakis, Columbia University

Anup Jose, Columbia University

K. L. Shepard, Columbia University

S. M. Nowick, Columbia University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASYNC.2003.1199181

Adaptive control of the power supply is one of the most effective variables to achieve energy-efficient computation. In this work, we describe the development of a high-performance asynchronous micropipelined datapath that provides robust interfaces across voltage domains, performing appropriate voltage level conversions and operating between stages with fanout-of-four delays differing by almost two orders of magnitude. With software-specified throughput requirements, the power supply of the datapath is scaled from 2.5V to 600 mV using an on-chip dc-dc conversion system that combines linear regulators and switched-capacitor power supplies. Because of the asynchronous design style, the processor operates continuously during the voltage scaling transitions.

Citation:

Yee William Li, George Patounakis, Anup Jose, K. L. Shepard, S. M. Nowick, "Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Applications," async, pp.216, Ninth IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'03), 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.