Timed Trace Theoretic Verification Using Partial Order Reduction

A
ASYNC
1999
Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99)
Abstract - Timed Trace Theoretic Verification Using Partial Order Reduction

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Tomohiro Yoneda Articles by Hiroshi Ryu

Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99)

Barcelona, Spain

April 19-April 21

ISBN: 0-7695-0031-5

	ASCII Text	x
	Tomohiro Yoneda, Hiroshi Ryu, "Timed Trace Theoretic Verification Using Partial Order Reduction," Asynchronous Circuits and Systems, International Symposium on, pp. 108, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999.

	BibTex	x
	@article{ 10.1109/ASYNC.1999.761527, author = {Tomohiro Yoneda and Hiroshi Ryu}, title = {Timed Trace Theoretic Verification Using Partial Order Reduction}, journal ={Asynchronous Circuits and Systems, International Symposium on}, volume = {0}, year = {1999}, issn = {1522-8681}, pages = {108}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASYNC.1999.761527}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Asynchronous Circuits and Systems, International Symposium on TI - Timed Trace Theoretic Verification Using Partial Order Reduction SN - 1522-8681 SP EP A1 - Tomohiro Yoneda, A1 - Hiroshi Ryu, PY - 1999 VL - 0 JA - Asynchronous Circuits and Systems, International Symposium on ER -

Tomohiro Yoneda, Tokyo Institute of Technology

Hiroshi Ryu, NEC Corporation

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASYNC.1999.761527

In this paper, we have extended the trace theoretic verification method with partial order reduction so that it can properly handle timed circuits and timed specification. The partial order reduction algorithm is obtained from the timed version of the Stubborn set method. The experimental results with the STARI circuits show that the proposed method works very efficiently.

Citation:

Tomohiro Yoneda, Hiroshi Ryu, "Timed Trace Theoretic Verification Using Partial Order Reduction," async, pp.108, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'99), 1999

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.