2007 Asia and South Pacific Design Automation Conference
A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applications
Yokohama
January 23-January 26
ISBN: 1-4244-0629-3
Zhenyu Liu, School of Engineering and Electronic, The University of Edinburgh, Edinburgh, EH9 3JL, UK. e-mail: z
Tughrul Arslan, School of Engineering and Electronic, The University of Edinburgh Edinburgh, EH9 3JL, UK. e-mail: T.
Ahmet T. Erdogan, School of Engineering and Electronic, The University of Edinburgh Edinburgh, EH9 3JL, UK. e-mail: Ah
The use of reconfigurable cores in system on chip (SoC) designs is increasingly becoming a trend. Such cores are being used for their flexibility, powerful functionality and low power consumption. Distributed Arithmetic (DA) is a powerful algorithm wildly used in many fields of multimedia for its efficiency. This paper presents a novel reconfigurable adder-based architecture for DA to realize the inner product which is the key computation in many digital signal processing applications. 1D DCT is mapped onto the architecture. Compared with some existing ASIC designs, the new architecture achieves good performance in area, speed and power.
Citation:
Zhenyu Liu, Tughrul Arslan, Ahmet T. Erdogan, "A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applications," asp-dac, pp.908-913, 2007 Asia and South Pacific Design Automation Conference, 2007
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb