Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware

A
ASP-DAC
2007
2007 Asia and South Pacific Design Automation Conference
Abstract - Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by M. Hase Articles by K. Akie Articles by M. Nobori Articles by K. Matsumoto

2007 Asia and South Pacific Design Automation Conference

Yokohama

January 23-January 26

ISBN: 1-4244-0629-3

	ASCII Text	x
	M. Hase, K. Akie, M. Nobori, K. Matsumoto, "Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware," Asia and South Pacific Design Automation Conference, pp. 637-643, 2007 Asia and South Pacific Design Automation Conference, 2007.

	BibTex	x
	@article{ 10.1109/ASPDAC.2007.358058, author = {M. Hase and K. Akie and M. Nobori and K. Matsumoto}, title = {Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware}, journal ={Asia and South Pacific Design Automation Conference}, volume = {0}, year = {2007}, isbn = {1-4244-0629-3}, pages = {637-643}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2007.358058}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Asia and South Pacific Design Automation Conference TI - Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware SN - 1-4244-0629-3 SP637 EP643 A1 - M. Hase, A1 - K. Akie, A1 - M. Nobori, A1 - K. Matsumoto, PY - 2007 KW - 54 MHz KW - real-time VC-1/H.264/MPEG-4 video processing hardware KW - multifunctional hardware intellectual property KW - encoding KW - decoding KW - digital moving pictures KW - mobile products KW - VC-1 functionality KW - Internet content KW - AVC functionality KW - digital television broadcasting KW - MPEG-4 functionality KW - TV telephony VL - 0 JA - Asia and South Pacific Design Automation Conference ER -

M. Hase, Dept. of Syst. Design 3, Renesas Technol. Corp., Tokyo

K. Akie

M. Nobori

K. Matsumoto

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2007.358058

This paper covers a multi-functional hardware intellectual property (IP) for the encoding and decoding of digital moving pictures with low power consumption. The IP is mainly intended for mobile products such as cellular phones, digital still cameras (DSCs), and digital video cameras (DVCs). It includes VC-1 functionality for Internet content plus AVC (H.264) functionality for digital television broadcasting and MPEG-4 functionality for TV telephony, and is capable of processing D1-sized moving pictures (720 pixels by 480 lines) in real time at an operating frequency of 54 MHz. In addition, original algorithms employed in the IP reduce power consumption by up to 22%.

Index Terms:

54 MHz, real-time VC-1/H.264/MPEG-4 video processing hardware, multifunctional hardware intellectual property, encoding, decoding, digital moving pictures, mobile products, VC-1 functionality, Internet content, AVC functionality, digital television broadcasting, MPEG-4 functionality, TV telephony

Citation:

M. Hase, K. Akie, M. Nobori, K. Matsumoto, "Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware," asp-dac, pp.637-643, 2007 Asia and South Pacific Design Automation Conference, 2007

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.