2007 Asia and South Pacific Design Automation Conference A Programmable Fully-Integrated GPS receiver in 0.18?m CMOS with Test Circuits Yokohama January 23-January 26 ISBN: 1-4244-0629-3
A 0.18?m single chip GPS receiver with 19.5 mA power consumption is implemented in 6.5 mm2. A serial input digital control with additional testing structure not adding more than 4% to the Si area are used to the actual RF circuits in case of problems minimizing the number of Si runs.
Citation:
Mahta Jenabi, Noushin Riahi, Ali Fotowat-Ahmady, "A Programmable Fully-Integrated GPS receiver in 0.18?m CMOS with Test Circuits," asp-dac, pp.80-85, 2007 Asia and South Pacific Design Automation Conference, 2007 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||