loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2007 Asia and South Pacific Design Automation Conference
Software Performance Estimation in MPSoC Design
Yokohama
January 23-January 26
ISBN: 1-4244-0629-3
M. Oyamada, UFRGS, Inst. de Informatica, Porto Alegre
F.R. Wagner, UFRGS, Inst. de Informatica, Porto Alegre
Estimation tools are a key component of system-level methodologies, enabling a fast design space exploration. Estimation of software performance is essential in current software-dominated embedded systems. This work proposes an integrated methodology for system design and performance analysis. An analytic approach based on neural networks is used for high-level software performance estimation. At the functional level, this analytic tool enables a fast evaluation of the performance to be obtained with selected processors, which is an essential task for the definition of a "golden" architecture. From this architectural definition, a tool that refines hardware and software interfaces produces a bus-functional model. A virtual prototype is then generated from the bus-functional model, providing a global, cycle-accurate simulation model and offering several features for design validation and detailed performance analysis. Our work thus combines an analytic approach at functional level and a simulation-based approach at bus functional level. This provides an adequate trade-off between estimation time and precision. A multiprocessor platform implementing an MPEG4 encoder is used as case study, and the analytic estimation results in errors only up to 17% when compared to the virtual platform simulation. On the other hand, the analytic estimation takes only 17 seconds, against 10 minutes using the cycle-accurate simulation model.
Index Terms:
cycle-accurate simulation model, software performance estimation, MPSoC design, design space exploration, software-dominated embedded systems, integrated methodology, performance analysis, neural networks, bus-functional model, design validation, multiprocessor platform, MPEG4 encoder
Citation:
M. Oyamada, F.R. Wagner, M. Bonaciu, W. Cesario, A. Jerraya, "Software Performance Estimation in MPSoC Design," asp-dac, pp.38-43, 2007 Asia and South Pacific Design Automation Conference, 2007
Usage of this product signifies your acceptance of the Terms of Use.