A New Technique to Exploit Frequency Domain Latency in Harmonic Balance Simulators

A
ASP-DAC
1999
Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99)
Abstract - A New Technique to Exploit Frequency Domain Latency in Harmonic Balance Simulators

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by M. M. Gourary Articles by S. G. Rusakov Articles by S. L. Ulyanov Articles by M. M. Zharov Articles by K. K. Gullapalli Articles by B. J. Mulvaney

Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99)

Wanchai, Hong Kong

January 18-January 21

ISBN: 0-7803-5012-X

	ASCII Text	x
	M. M. Gourary, S. G. Rusakov, S. L. Ulyanov, M. M. Zharov, K. K. Gullapalli, B. J. Mulvaney, "A New Technique to Exploit Frequency Domain Latency in Harmonic Balance Simulators," Asia and South Pacific Design Automation Conference, pp. 65, Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99), 1999.

	BibTex	x
	@article{ 10.1109/ASPDAC.1999.759711, author = {M. M. Gourary and S. G. Rusakov and S. L. Ulyanov and M. M. Zharov and K. K. Gullapalli and B. J. Mulvaney}, title = {A New Technique to Exploit Frequency Domain Latency in Harmonic Balance Simulators}, journal ={Asia and South Pacific Design Automation Conference}, volume = {0}, year = {1999}, isbn = {0-7803-5012-X}, pages = {65}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.1999.759711}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Asia and South Pacific Design Automation Conference TI - A New Technique to Exploit Frequency Domain Latency in Harmonic Balance Simulators SN - 0-7803-5012-X SP EP A1 - M. M. Gourary, A1 - S. G. Rusakov, A1 - S. L. Ulyanov, A1 - M. M. Zharov, A1 - K. K. Gullapalli, A1 - B. J. Mulvaney, PY - 1999 KW - null VL - 0 JA - Asia and South Pacific Design Automation Conference ER -

M. M. Gourary, IPPM, Russian Academy of Sciences, Moscow, Russia

S. G. Rusakov, IPPM, Russian Academy of Sciences, Moscow, Russia

S. L. Ulyanov, IPPM, Russian Academy of Sciences, Moscow, Russia

M. M. Zharov, IPPM, Russian Academy of Sciences, Moscow, Russia

K. K. Gullapalli, Motorola, Austin, Texas

B. J. Mulvaney, Motorola, Austin, Texas

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASPDAC.1999.759711

A technique to acclerate harmonic balance (HB) analysis by taking into account frequency domain latency is presented. The algorithm automatically determines individual number of harmonics for different nodes. The algorithm is based on Krylov subspace iterative techniques and provides selective estimation of residual norm under reducing dimension.

Citation:

M. M. Gourary, S. G. Rusakov, S. L. Ulyanov, M. M. Zharov, K. K. Gullapalli, B. J. Mulvaney, "A New Technique to Exploit Frequency Domain Latency in Harmonic Balance Simulators," asp-dac, pp.65, Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99), 1999

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.