Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99) An LSI Implementation of an Adaptive Genetic Algorithm with On-The Fly Crossover Operator Selection Wanchai, Hong Kong January 18-January 21 ISBN: 0-7803-5012-X
This paper describes an LSI implementation of a genetic algorithm (GA), called the Genetic Algorithm Accelerator (GAA) chip. The GAA chip is an LSI implementation of a GA, in which two types of crossover operators are supported, and the operator to be actually used in the algorithm is not fixed in advance, but dynamically selected for each pair of chromosomes in the algorithm execution. The GAA chip has been designed with the Verilog HDL and simulated with some benchmark functions. According to the simulation, the GAA chip will run with 50MHz clock in maximum. The chip has been fabricated with the CMOS 0.5 μm standard cell technology.
Citation:
Shin'ichi Wakabayashi, Tetsushi Koide, Naoyoshi Toshine, Mutsuaki Goto, Yoshikatsu Nakayama, Koichi Hatta, "An LSI Implementation of an Adaptive Genetic Algorithm with On-The Fly Crossover Operator Selection," asp-dac, pp.37, Asia and South Pacific Design Automation Conference 1999 (ASP-DAC'99), 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||