Pipelined Range Reduction for Floating Point Numbers

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Francisco J. Jaime Articles by Julio Villalba Articles by Javier Hormigo Articles by Emilio L. Zapata

IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06)

Steamboat Springs, Colorado, USA

September 11-September 13

ISBN: 0-7695-2682-9

	ASCII Text	x
	Francisco J. Jaime, Julio Villalba, Javier Hormigo, Emilio L. Zapata, "Pipelined Range Reduction for Floating Point Numbers," Application-Specific Systems, Architectures and Processors, IEEE International Conference on, pp. 145-152, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006.

	BibTex	x
	@article{ 10.1109/ASAP.2006.53, author = {Francisco J. Jaime and Julio Villalba and Javier Hormigo and Emilio L. Zapata}, title = {Pipelined Range Reduction for Floating Point Numbers}, journal ={Application-Specific Systems, Architectures and Processors, IEEE International Conference on}, volume = {0}, year = {2006}, issn = {1063-6862}, pages = {145-152}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASAP.2006.53}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Application-Specific Systems, Architectures and Processors, IEEE International Conference on TI - Pipelined Range Reduction for Floating Point Numbers SN - 1063-6862 SP145 EP152 A1 - Francisco J. Jaime, A1 - Julio Villalba, A1 - Javier Hormigo, A1 - Emilio L. Zapata, PY - 2006 KW - null VL - 0 JA - Application-Specific Systems, Architectures and Processors, IEEE International Conference on ER -

Francisco J. Jaime, University of Malaga

Julio Villalba, University of Malaga

Javier Hormigo, University of Malaga

Emilio L. Zapata, University of Malaga

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASAP.2006.53

This paper presents a new pipelined architecture to deal with range reduction for floating point representation. It is based on Horner?s scheme and a look-up table. The overall design has been optimized for a module equal to 2?, which is the most widely used due to trigonometric functions requirements. To ensure an accuracy of one unit in the last place (ULP), a complete error propagation study has been carried out.

Citation:

Francisco J. Jaime, Julio Villalba, Javier Hormigo, Emilio L. Zapata, "Pipelined Range Reduction for Floating Point Numbers," asap, pp.145-152, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.