loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'03)
A Family of Parallel-Pre.x Modulo 2n - 1 Adders
The Hague, The Netherlands
June 24-June 26
ISBN: 0-7695-1992-X
ASCII Text
x 
 
G. Dimitrakopoulos, H. T. Vergos, D. Nikolos, C. Efstathiou, "A Family of Parallel-Pre.x Modulo 2n - 1 Adders," Application-Specific Systems, Architectures and Processors, IEEE International Conference on, pp. 326, 14th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'03), 2003.
 
 
BibTex
x
 
@article{ 10.1109/ASAP.2003.1212856,
author = {G. Dimitrakopoulos and H. T. Vergos and D. Nikolos and C. Efstathiou},
title = {A Family of Parallel-Pre.x Modulo 2n - 1 Adders},
journal ={Application-Specific Systems, Architectures and Processors, IEEE International Conference on},
volume = {0},
year = {2003},
issn = {1063-6862},
pages = {326},
doi = {http://doi.ieeecomputersociety.org/10.1109/ASAP.2003.1212856},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Application-Specific Systems, Architectures and Processors, IEEE International Conference on
TI - A Family of Parallel-Pre.x Modulo 2n - 1 Adders
SN - 1063-6862
SP
EP
A1 - G. Dimitrakopoulos,
A1 - H. T. Vergos,
A1 - D. Nikolos,
A1 - C. Efstathiou,
PY - 2003
KW - null
VL - 0
JA - Application-Specific Systems, Architectures and Processors, IEEE International Conference on
ER -
 
G. Dimitrakopoulos, Computer Engineering and Informatics Dept., University of Patras, 26500 Patras, Greece
H. T. Vergos, Computer Technology Institute, 3 Kolokotroni Str., 26221 Patras, Greece Computer Engineering and Informatics Dept., University of Patras, 26500 Patras, Greece
D. Nikolos, Computer Technology Institute, 3 Kolokotroni Str., 26221 Patras, Greece Computer Engineering and Informatics Dept., University of Patras, 26500 Patras, Greece
C. Efstathiou, Informatics Dept., TEI of Athens, 12210 Egaleo, Athens, Greece.
In this paper we at .rst reveal the cyclic nature of idempotency in the case of modulo 2n - 1 addition. Then based on this property, we derive for each n, a family of minimum logic depth modulo 2n- 1 adders, which allows several trade-offs between the number of operators, the internal wire length, and the fanout of internal nodes. Performance data, gathered using static CMOS implementations, reveal that the proposed architectures outperform all previously reported ones in terms of area and/or operation speed.
Citation:
G. Dimitrakopoulos, H. T. Vergos, D. Nikolos, C. Efstathiou, "A Family of Parallel-Pre.x Modulo 2n - 1 Adders," asap, pp.326, 14th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.