loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'03)
Using Media Processors for Low-Memory AES Implementation
The Hague, The Netherlands
June 24-June 26
ISBN: 0-7695-1992-X
J. Irwin, Zarlink Semiconductor Inc.
D. Page, Department of Computer Science, University of Bristol
Most performance studies of AES make traditional space versus time trade-offs by allowing large lookup tables to accelerate operations that would normally be calculated by the processor. However, AES is a versatile algorithm and can also be optimised for low-memory use in constrained environments. In this paper we investigate the possibility of getting the best of both worlds - an application specific hardware and software solution that has a low dependency on memory yet still executes fast enough to consider for use in production systems. The resulting software is attractive in high level design since it allows AES to be more easily deployed as a composable element in larger systems and scale better as processor speed increases.
Citation:
J. Irwin, D. Page, "Using Media Processors for Low-Memory AES Implementation," asap, pp.144, 14th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.