loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1997 IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'97)
Low latency word serial CORDIC
Zurich, SWITZERLAND
July 14-July 16
ISBN: 0-8186-7958-1
J. Villalba, Dept. Comput. Archit., Malaga Univ., Spain
T. Lang, Dept. Comput. Archit., Malaga Univ., Spain
In this paper we present a modification of the CORDIC algorithm which reduces the number of iterations almost to half by merging two successive iterations of the basic algorithm. The two coefficients per iteration are obtained with only a small increase in the cycle time by estimating one of the coefficients. A correcting iteration method is used to correct the possible errors produced by the estimate. Moreover, the modified iteration permits the reduction of the number of cycles required for the compensation of the scaling factor. The resulting architecture is word serial, working both in rotation and vectoring operation modes, presenting a low latency in comparison with the classical CORDIC approach.
Index Terms:
digital arithmetic; word serial CORDIC; iterations; scaling factor; vectoring operation modes
Citation:
J. Villalba, T. Lang, "Low latency word serial CORDIC," asap, pp.124, 1997 IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'97), 1997
Usage of this product signifies your acceptance of the Terms of Use.