loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1996 IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'96)
Parallel Algorithm And Architecture For Two-Step Division-Free Gaussian Elimination
Chicago, IL
August 19-August 23
ISBN: 0-8186-7542-X
S. Peng, Aizu Univ., Fukushima, Japan
S. Sedukhin, Aizu Univ., Fukushima, Japan
I. Sedukhin, Aizu Univ., Fukushima, Japan
The design of parallel algorithms and architectures for solving linear systems using two-step division-free Gaussian elimination method is considered. The two-step method circumvents the ordinary single-step division-free method by its greater numerical stability. In spite of the rather complicated computations needed at each iteration of the two-step method, we develop first an innovative regular iterative algorithm, then a two-dimensional array processor by deriving a localized dependency graph of the algorithm and adopting a systematic approach to investigate the set of all admissible solutions and obtain the optimal architecture under linear scheduling. The optimal array processor improves the previous systolic designs based on the widely used Gaussian elimination in term of numerical stability and the time-space complexity for VLSI implementation because of the absence of division operations.
Index Terms:
parallel algorithms; numerical stability; parallel architectures; computational complexity; iterative methods; parallel algorithm; parallel architecture; two-step division-free Gaussian elimination; linear systems; numerical stability; iterative algorithm; two-dimensional array processor; localized dependency graph; linear scheduling; time-space complexity; VLSI implementation
Citation:
S. Peng, S. Sedukhin, I. Sedukhin, "Parallel Algorithm And Architecture For Two-Step Division-Free Gaussian Elimination," asap, pp.183, 1996 IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'96), 1996
Usage of this product signifies your acceptance of the Terms of Use.