Precise Exceptions in Asynchronous Processors

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Rajit Manohar Articles by Mika Nystrom Articles by Alain J. Martin

2001 Conference on Advanced Research in VLSI (ARVLSI'01)

Salt Lake City, Utah

March 14-March 16

ISBN: 0-7695-1038-8

	ASCII Text	x
	Rajit Manohar, Mika Nystrom, Alain J. Martin, "Precise Exceptions in Asynchronous Processors," Advanced Research in VLSI, Conference on, pp. 16, 2001 Conference on Advanced Research in VLSI (ARVLSI'01), 2001.

	BibTex	x
	@article{ 10.1109/ARVLSI.2001.915547, author = {Rajit Manohar and Mika Nystrom and Alain J. Martin}, title = {Precise Exceptions in Asynchronous Processors}, journal ={Advanced Research in VLSI, Conference on}, volume = {0}, year = {2001}, isbn = {0-7695-1038-8}, pages = {16}, doi = {http://doi.ieeecomputersociety.org/10.1109/ARVLSI.2001.915547}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Advanced Research in VLSI, Conference on TI - Precise Exceptions in Asynchronous Processors SN - 0-7695-1038-8 SP EP A1 - Rajit Manohar, A1 - Mika Nystrom, A1 - Alain J. Martin, PY - 2001 VL - 0 JA - Advanced Research in VLSI, Conference on ER -

Rajit Manohar, Cornell University

Mika Nystrom, California Institute of Technology

Alain J. Martin, California Institute of Technology

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ARVLSI.2001.915547

The presence of precise exceptions in a processor leads to complications in its design. Some recent processor architectures have sacrificed this requirement for performance reasons at the cost of software complexity. We present an implementation strategy for precise exceptions in asynchronous processors that does not block the instruction fetch when exceptions do not occur; the cost of the exception handling mechanism is only encountered when an exception occurs during execution-an infrequent event.

Citation:

Rajit Manohar, Mika Nystrom, Alain J. Martin, "Precise Exceptions in Asynchronous Processors," arvlsi, pp.16, 2001 Conference on Advanced Research in VLSI (ARVLSI'01), 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.