12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95) The SNAP Project: Towards Sub-Nanosecond Arithmetic Bath, England July 19-July 21 ISBN: 0-8186-7089-4
SNAP - the Stanford subnanosecond arithmetic processor - is an interdisciplinary effort to develop theory, tools, and technology for realizing an arithmetic processor with execution rates under 1 ns. Specific improvements in clocking methods, floating-point addition algorithms, floating-point multiplication algorithms, division and higher-level function algorithms, design tools, and packaging technology were studied. These improvements have been demonstrated in the implementation of several VLSI designs.
Index Terms:
computer arithmetic, wave pipelining, floating-point arithmetic, floating-point addition, floating-point multiplication
Citation:
M. J. Flynn, K. Nowka, G. Bewick, E. Schwarz, N. Quach, "The SNAP Project: Towards Sub-Nanosecond Arithmetic," arith, pp.75, 12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95), 1995 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||