Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor

A
ARITH
1995
12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95)
Abstract - Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Michael J. Schulte Articles by Earl E. Swartzlander, Jr.

12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95)

Bath, England

July 19-July 21

ISBN: 0-8186-7089-4

	ASCII Text	x
	Michael J. Schulte, Earl E. Swartzlander, Jr., "Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor," Computer Arithmetic, IEEE Symposium on, pp. 222, 12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95), 1995.

	BibTex	x
	@article{ 10.1109/ARITH.1995.465354, author = {Michael J. Schulte and Earl E. Swartzlander, Jr.}, title = {Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor}, journal ={Computer Arithmetic, IEEE Symposium on}, volume = {0}, year = {1995}, issn = {1063-6889}, pages = {222}, doi = {http://doi.ieeecomputersociety.org/10.1109/ARITH.1995.465354}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Arithmetic, IEEE Symposium on TI - Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor SN - 1063-6889 SP EP A1 - Michael J. Schulte, A1 - Earl E. Swartzlander, Jr., PY - 1995 KW - Interval arithmetic KW - precision KW - computer arithmetic KW - coprocessor KW - hardware KW - numerical computations KW - arithmetic algorithms VL - 0 JA - Computer Arithmetic, IEEE Symposium on ER -

Michael J. Schulte, The University of Texas at Austin

Earl E. Swartzlander, Jr., The University of Texas at Austin

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ARITH.1995.465354

This paper presents the hardware design and arithmetic algorithms for a coprocessor that performs variable-precision, interval arithmetic. The coprocessor gives the programmer the ability to specify the precision of the computation, determine the accuracy of the results, and recompute inaccurate results with higher precision. Direct hardware support and efficient arithmetic algorithms for variable-precision, interval arithmetic greatly improve the speed, accuracy and reliability of numerical computations Performance estimates indicate that the coprocessor is 200 to 1,000 times faster than a software package for variable-precision, interval arithmetic. The coprocessor can be implemented on a single chip with a cycle time that is comparable to IEEE double-precision floating point coprocessors.

Index Terms:

Interval arithmetic, precision, computer arithmetic, coprocessor, hardware, numerical computations, arithmetic algorithms

Citation:

Michael J. Schulte, Earl E. Swartzlander, Jr., "Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor," arith, pp.222, 12th IEEE Symposium on Computer Arithmetic (ARITH-12 '95), 1995

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.