loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2008 Third International Conference on Availability, Reliability and Security
Property Specification and Static Verification of UML Models
March 04-March 07
ISBN: 978-0-7695-3102-1
We present a Static Verification Tool (SVT), a system that performs static verification on UML models composed of UML class and state machine diagrams. Additionally, the SVT allows the user to add extra behavior specification in the form of guards and effects by defining a small action language. UML models are checked against properties written in a special-purpose property language that allows the user to specify linear temporal logic formulas that explicitly reason about UML components. Thus, the SVT provides a strong foundation for the design of reliable systems and a step towards model-driven security.
Index Terms:
Model Checking, Spin, Static Verification, UML
Citation:
Igor Siveroni, Andrea Zisman, George Spanoudakis, "Property Specification and Static Verification of UML Models," ares, pp.96-103, 2008 Third International Conference on Availability, Reliability and Security, 2008
Usage of this product signifies your acceptance of the Terms of Use.