Reconfigurable Instruction Interface Architecture for Private-Key Cryptography on the Altera Nios-II Processor

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by P. Moore Articles by M. McLoone Articles by S. Sezer

Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop (AICT/SAPIR/ELETE'05)

Lisbon, Portugal

July 17-July 22

ISBN: 0-7695-2388-9

	ASCII Text	x
	P. Moore, M. McLoone, S. Sezer, "Reconfigurable Instruction Interface Architecture for Private-Key Cryptography on the Altera Nios-II Processor," Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop, pp. 296-299, Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop (AICT/SAPIR/ELETE'05), 2005.

	BibTex	x
	@article{ 10.1109/AICT.2005.78, author = {P. Moore and M. McLoone and S. Sezer}, title = {Reconfigurable Instruction Interface Architecture for Private-Key Cryptography on the Altera Nios-II Processor}, journal ={Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop}, volume = {0}, year = {2005}, isbn = {0-7695-2388-9}, pages = {296-299}, doi = {http://doi.ieeecomputersociety.org/10.1109/AICT.2005.78}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop TI - Reconfigurable Instruction Interface Architecture for Private-Key Cryptography on the Altera Nios-II Processor SN - 0-7695-2388-9 SP296 EP299 A1 - P. Moore, A1 - M. McLoone, A1 - S. Sezer, PY - 2005 KW - null VL - 0 JA - Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop ER -

P. Moore, Queen?s University Belfast

M. McLoone, Queen?s University Belfast

S. Sezer, Queen?s University Belfast

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/AICT.2005.78

This paper documents the development of a generic interface between the Altera Nios-II FPGA based soft-processor and a Private Key Encryption core implementation. An existing AES Encryption Core was used for evaluation purposes. It was found that there was an overhead, relative to the time taken for the test encryption core, of between 40.0% and 72.7% dependent on the level of setup already taken, and the key length for the specific encryption operation.

To the author?s knowledge there has been no published non-algorithm specific interface to private-key encryption algorithms for use with 32-bit processors prior to the publication of this paper.

Citation:

P. Moore, M. McLoone, S. Sezer, "Reconfigurable Instruction Interface Architecture for Private-Key Cryptography on the Altera Nios-II Processor," aict-sapir-elete, pp.296-299, Advanced Industrial Conference on Telecommunications/Service Assurance with Partial and Intermittent Resources Conference/E-Learning on Telecommunications Workshop (AICT/SAPIR/ELETE'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.