loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Advanced International Conference on Telecommunications and International Conference on Internet and Web Applications and Services (AICT-ICIW'06)
Exploring CAM Design For Network Processing Using FPGA Technology
Guadeloupe, French Caribbean
February 19-February 25
ISBN: 0-7695-2522-9
Kieran McLaughlin, ECIT - Queen?s University Belfast
Niall O?Connor, ECIT - Queen?s University Belfast
Sakir Sezer, ECIT - Queen?s University Belfast
Content Addressable Memory (CAM) is becoming increasingly important in the area of communication systems design. This paper investigates a number of CAM designs suitable for implementation on FPGA. Three fundamental designs are examined based on registers, RAM blocks and LUTs. The designs are synthesized with speed and area costs presented and evaluated. This shows how CAMs can be designed for use in FPGA?s in small to medium size applications where a CAM is otherwise unavailable.
Citation:
Kieran McLaughlin, Niall O?Connor, Sakir Sezer, "Exploring CAM Design For Network Processing Using FPGA Technology," aict-iciw, pp.84, Advanced International Conference on Telecommunications and International Conference on Internet and Web Applications and Services (AICT-ICIW'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.