Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Kyrre Glette Articles by Jim Torresen Articles by Moritoshi Yasunaga

Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)

University of Edinburgh, Scotland, United Kingdom

August 05-August 08

ISBN: 0-7695-2866-X

	ASCII Text	x
	Kyrre Glette, Jim Torresen, Moritoshi Yasunaga, "Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA," Adaptive Hardware and Systems, NASA/ESA Conference on, pp. 463-470, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007.

	BibTex	x
	@article{ 10.1109/AHS.2007.83, author = {Kyrre Glette and Jim Torresen and Moritoshi Yasunaga}, title = {Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA}, journal ={Adaptive Hardware and Systems, NASA/ESA Conference on}, volume = {0}, year = {2007}, isbn = {0-7695-2866-X}, pages = {463-470}, doi = {http://doi.ieeecomputersociety.org/10.1109/AHS.2007.83}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Adaptive Hardware and Systems, NASA/ESA Conference on TI - Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA SN - 0-7695-2866-X SP463 EP470 A1 - Kyrre Glette, A1 - Jim Torresen, A1 - Moritoshi Yasunaga, PY - 2007 KW - null VL - 0 JA - Adaptive Hardware and Systems, NASA/ESA Conference on ER -

Kyrre Glette, University of Oslo

Jim Torresen, University of Oslo

Moritoshi Yasunaga, University of Tsukuba

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/AHS.2007.83

Online incremental evolution for a complex high-speed pattern recognition architecture has been implemented on a Xilinx Virtex-II Pro FPGA. The fitness evaluation module is entirely hardware-based in order to increase the speed of the circuit evaluation which uses a large training set (360 images/23040 bytes). The fitness evaluation time for 1000 generations consisting of 16 individuals is 623ms, twice as fast as software fitness evaluation performed on a workstation running at a 30 times higher clock frequency. The rest of the genetic algorithm (GA) runs in software on a PowerPC 405 processor core on the FPGA. The total evolution time for 1000 generations is 1313ms, equivalent to the total time used by the workstation. Resource utilization for the fitness evaluation module is 1393 slices (10%) of a XC2VP30 device.

Citation:

Kyrre Glette, Jim Torresen, Moritoshi Yasunaga, "Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA," ahs, pp.463-470, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.