Sixth International Conference on Application of Concurrency to System Design (ACSD'06) Verification of a Data Synchronization Circuit For All Time Turku, Finland June 28-June 30 ISBN: 0-7695-2556-3
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ACSD.2006.35
This paper presents a model and automated proof for a synchronizer circuit that is commonly used to reliably transfer data across clock domains. In contrast with previous work, this paper describes a proof that is valid for all clock rates and phases meeting modest constraints. Furthermore, the proof was realized with an existing model checker SAL.
Citation:
Geoffrey M. Brown, "Verification of a Data Synchronization Circuit For All Time," acsd, pp.217-228, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), 2006 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||