loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth International Conference on Application of Concurrency to System Design (ACSD'06)
In this work, we propose two translations: one from extended
Turku, Finland
June 28-June 30
ISBN: 0-7695-2556-3
Karine Altisen, Verimag Laboratory
Franck Cassez, IRCCyN Laboratory
Stavros Tripakis, Verimag Laboratory and Cadence Berkeley Labs
We study the monitoring and fault-diagnosis problems for dense-time real-time systems, where observers (monitors and diagnosers) have access to digital rather than analog clocks. Analog clocks are infinitely-precise, thus, not implementable. We show how, given a specification modeled as a timed automaton and a timed automaton model of the digital clock, a sound and optimal (i.e., as precise as possible) digital-clock monitor can be synthesized. We also show how, given plant and digital clock modeled as timed automata, we can check existence of a digital-clock diagnoser and, if one exists, how to synthesize it. Finally, we consider the problem of existence of digital-clock diagnosers where the digital clock is unknown. We show that there are cases where a digital clock, no matter how precise, does not exist, even though the system is diagnosable with analog clocks. Finally, we provide a sufficient condition for digital-clock diagnosability.
Citation:
Karine Altisen, Franck Cassez, Stavros Tripakis, "In this work, we propose two translations: one from extended," acsd, pp.101-110, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.