IDDQ Testing for Deep-Submicron ICs: Challenges and Solutions March/April 2002 (vol. 19 no. 2) pp. 24-33
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.990439
The use of low-threshold devices in scaled low-voltage CMOS circuits leads to increased intrinsic leakage current. As a result, IDDQ testing requires different techniques to remain effective.
Citation:
Zhanping Chen, Liqiong Wei, Ali Keshavarzi, Kaushik Roy, "IDDQ Testing for Deep-Submicron ICs: Challenges and Solutions," IEEE Design and Test of Computers, vol. 19, no. 2, pp. 24-33, Mar./Apr. 2002, doi:10.1109/54.990439 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||