Improving SoC Design Quality through a Reproducible Design Flow January/February 2002 (vol. 19 no. 1) pp. 76-83
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.980055
In his keynote speech at the Second IEEE International Symposium on Quality Electronic Design in March 2001, Philippe Magarshack examined the dynamics of system-on-a-chip design and addressed a fundamental question: Is there a reproducible process for achieving the right design at the right time?
Citation:
Philippe Magarshack, "Improving SoC Design Quality through a Reproducible Design Flow," IEEE Design and Test of Computers, vol. 19, no. 1, pp. 76-83, Jan./Feb. 2002, doi:10.1109/54.980055 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||