DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.953276
This article presents an online and offline built-in self-test architecture implemented as an SRAM intellectual-property core for telecommunication applications. The architecture combines fault-latency reduction, code-based fault detection, and architecture-based fault avoidance to meet reliability constraints.
Citation:
Alfredo Benso, Silvia Chiusano, Giorgio Di Natale, Paolo Prinetto, Monica Lobetti Bondoni, "Online and Offline BIST in IP-Core Design," IEEE Design and Test of Computers, vol. 18, no. 5, pp. 92-99, Sep./Oct. 2001, doi:10.1109/54.953276 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||