Automating the Design of SOCs Using Cores

The CSDL is currently updating some recently published content. During this update, the article you're looking for may not be immediately available. We anticipate this update to take no more than 4-7 days. If you cannot find your content, please try again later. We apologize for the
inconvenience.

Design&Test
2001
Issue No. 5 - September/October
Abstract - Automating the Design of SOCs Using Cores

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Reinaldo A. Bergamaschi Articles by Subhrajit Bhattacharya Articles by Ronoldo Wagner Articles by Colleen Fellenz Articles by Michael Muhlada Articles by William R. Lee Articles by Foster White Articles by Jean-Marc Daveau

September/October 2001 (vol. 18 no. 5)

pp. 32-45

	ASCII Text	x
	Reinaldo A. Bergamaschi, Subhrajit Bhattacharya, Ronoldo Wagner, Colleen Fellenz, Michael Muhlada, William R. Lee, Foster White, Jean-Marc Daveau, "Automating the Design of SOCs Using Cores," IEEE Design and Test of Computers, vol. 18, no. 5, pp. 32-45, September/October, 2001.

	BibTex	x
	@article{ 10.1109/54.953270, author = {Reinaldo A. Bergamaschi and Subhrajit Bhattacharya and Ronoldo Wagner and Colleen Fellenz and Michael Muhlada and William R. Lee and Foster White and Jean-Marc Daveau}, title = {Automating the Design of SOCs Using Cores}, journal ={IEEE Design and Test of Computers}, volume = {18}, number = {5}, issn = {0740-7475}, year = {2001}, pages = {32-45}, doi = {http://doi.ieeecomputersociety.org/10.1109/54.953270}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Design and Test of Computers TI - Automating the Design of SOCs Using Cores IS - 5 SN - 0740-7475 SP32 EP45 EPD - 32-45 A1 - Reinaldo A. Bergamaschi, A1 - Subhrajit Bhattacharya, A1 - Ronoldo Wagner, A1 - Colleen Fellenz, A1 - Michael Muhlada, A1 - William R. Lee, A1 - Foster White, A1 - Jean-Marc Daveau, PY - 2001 VL - 18 JA - IEEE Design and Test of Computers ER -

Reinaldo A. Bergamaschi

Subhrajit Bhattacharya

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.953270

Assembling a system on a chip using IP blocks is an error-prone, labor-intensive, and time-consuming process. Emerging high-level tools can help by automating many of the design tasks.

Citation:

Reinaldo A. Bergamaschi, Subhrajit Bhattacharya, Ronoldo Wagner, Colleen Fellenz, Michael Muhlada, William R. Lee, Foster White, Jean-Marc Daveau, "Automating the Design of SOCs Using Cores," IEEE Design and Test of Computers, vol. 18, no. 5, pp. 32-45, Sep./Oct. 2001, doi:10.1109/54.953270

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.