Design and Development Paradigm for Industrial Formal Verification CAD Tools July/August 2001 (vol. 18 no. 4) pp. 26-35
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.936246
CAD tool designers have given priority to providing features that will let circuit and logic designers use this custom-memory formal verification and analysis tool without a steep learning curve.
Citation:
Narayanan Krishnamurthy, Magdy S. Abadir, Andrew K. Martin, Jacob A. Abraham, "Design and Development Paradigm for Industrial Formal Verification CAD Tools," IEEE Design and Test of Computers, vol. 18, no. 4, pp. 26-35, July/Aug. 2001, doi:10.1109/54.936246 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||