Modeling a Verification Test System for Mixed-Signal Circuits January/February 2001 (vol. 18 no. 1) pp. 63-71
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.902823
Modeling a commercial verification test system enables simulated tests to be performed before actual testing with instruments and enhances communication between designers and test engineers.
Citation:
David San Segundo Bello, Ronald Tangelder, Hans Kerkhoff, "Modeling a Verification Test System for Mixed-Signal Circuits," IEEE Design and Test of Computers, vol. 18, no. 1, pp. 63-71, Jan./Feb. 2001, doi:10.1109/54.902823 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||