The authors describe ATE planning effects on the total LSI manufacturing costs through simulation analysis, which uses a combination of the event-scheduling approach and detailed parametric models. They show that the method is useful in predicting the cost effects of ATE planning in the LSI manufacturing system.
Index Terms:
VLSI manufacturing system, test cost, LSI tester, evaluation
Citation:
Koji Nakamae, Homare Sakamoto, Hiromu Fujioka, "How ATE Planning Affects LSI Manufacturing Cost," IEEE Design and Test of Computers, vol. 13, no. 4, pp. 66-73, Dec. 1996, doi:10.1109/54.544538