Design Validation: Comparing Theoretical and Empirical Results of Design Error Modeling January/March 1994 (vol. 11 no. 1) pp. 18-26
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.262319
To use simulation for design verification, designers need a confidence measure for a given set of simulation patterns, specifically for cases in which only a subset of the possible patterns is used. The authors derive a measure of design verification coverage based on the number of design errors detected in a theoretical analysis of a circuit. To verify the theoretical analysis, they simulate errors and compare the results.
Citation:
Sungho Kang, Stephen A. Szygenda, "Design Validation: Comparing Theoretical and Empirical Results of Design Error Modeling," IEEE Design and Test of Computers, vol. 11, no. 1, pp. 18-26, Jan. 1994, doi:10.1109/54.262319 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||