A New Testing Acceleration Chip for Low-Cost Memory Tests

Design&Test
1993
Issue No. 1 - January/March
Abstract - A New Testing Acceleration Chip for Low-Cost Memory Tests

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Michihiro Inoue Articles by Toshio Yamada Articles by Atsushi Fujiwara

January/March 1993 (vol. 10 no. 1)

pp. 15-19

	ASCII Text	x
	Michihiro Inoue, Toshio Yamada, Atsushi Fujiwara, "A New Testing Acceleration Chip for Low-Cost Memory Tests," IEEE Design and Test of Computers, vol. 10, no. 1, pp. 15-19, January/March, 1993.

	BibTex	x
	@article{ 10.1109/54.199800, author = {Michihiro Inoue and Toshio Yamada and Atsushi Fujiwara}, title = {A New Testing Acceleration Chip for Low-Cost Memory Tests}, journal ={IEEE Design and Test of Computers}, volume = {10}, number = {1}, issn = {0740-7475}, year = {1993}, pages = {15-19}, doi = {http://doi.ieeecomputersociety.org/10.1109/54.199800}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Design and Test of Computers TI - A New Testing Acceleration Chip for Low-Cost Memory Tests IS - 1 SN - 0740-7475 SP15 EP19 EPD - 15-19 A1 - Michihiro Inoue, A1 - Toshio Yamada, A1 - Atsushi Fujiwara, PY - 1993 VL - 10 JA - IEEE Design and Test of Computers ER -

Michihiro Inoue

Toshio Yamada

Atsushi Fujiwara

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.199800

It is argued that the development of semiconductor memories has reached a turning point. In the multimegabit dynamic random access memories (DRAMs) of the future, major factors contributing to the chip cost are process complexity, die size, equipment cost, and test cost. If conventional test methods are used, test costs will grow at an especially rapid rate. A memory test concept called the testing acceleration chip, which could reduce future test costs a hundredfold and yet maintain AC testing reliability, is presented.

Citation:

Michihiro Inoue, Toshio Yamada, Atsushi Fujiwara, "A New Testing Acceleration Chip for Low-Cost Memory Tests," IEEE Design and Test of Computers, vol. 10, no. 1, pp. 15-19, Jan. 1993, doi:10.1109/54.199800

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.