Synchronization, Coherence, and Event Ordering in Multiprocessors
February 1988 (vol. 21 no. 2)
pp. 9-21
DOI Bookmark:
http://doi.ieeecomputersociety.org/10.1109/2.15
The problems addressed apply to both throughput-oriented and speedup-oriented multiprocessor systems, either at the user level or the operating-system level. basic definitions are provided. Communication and synchronization are briefly explained, and hardware-level and software-level synchronization mechanisms are discussed. The cache coherence problem is examined, and solutions are described. Strong and weak ordering of events is considered. The user interface is discussed.
Citation:
Michel Dubois, Christoph Scheurich, Faye A. Briggs, "Synchronization, Coherence, and Event Ordering in Multiprocessors," Computer, vol. 21, no. 2, pp. 9-21, Feb. 1988, doi:10.1109/2.15
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||