loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
VLSI Implementation for One-Dimensional Multilevel Lifting-Based Wavelet Transform
April 2004 (vol. 53 no. 4)
pp. 386-398
The lifting scheme has been developed as a flexible tool suitable for constructing biorthogonal wavelets recently. In this paper, we present an efficient VLSI architecture for the implementation of 1D lifting discrete wavelet transform. The architecture folds the computations of all resolution levels into the same low-pass and high-pass units to achieve higher hardware utilization. Because of its modular, regular, and flexible structure, the design is scalable for different resolution levels. In addition, its area is independent of the length of the 1D input sequence and its latency is independent of the number of resolution levels. Since the architecture has a similar topology to a scan chain, we can modify it easily to become a testable scan-based design by adding very few hardware resources. For the computations of N-sample 1D k-level analysis (5, 3) lifting wavelet transform, the design takes N+1 clock cycles, and requires two multipliers, four adders, and (3 + 2.25 \times 2^k ) registers. In the simulation, it works with a clock period of 10 ns and achieves a processing rate of about 100\times 10^6 samples/sec for k-level lifting wavelet transform.

[1] 386 S. Mallat, "Multifrequency Channel Decomposition of Images and Wavelet Models," IEEE Trans. ASSP, vol. 37, no. 12, 1989, pp. 2091-2110.[2] G. Beylkin, R. Coifman, and V. Rokhlin, Wavelet in Numerical Analysis in Wavelets and Their Applications. New York: Jones and Bartlett, 1992.[3] A.N. Akansu and R.A. Haddad, Multiresolution Signal Deomposition: Transform, Subbands and Wavelets. New York: Academic, 1992.[4] I. Sodagar, H.-J. Lee, P. Hatrack, and Y.-Q. Zhang, Scalable Wavelet Coding for Synthetic/Natural Hybrid Images IEEE Trans. Circuits and Systems for Video Technology, vol. 9, pp. 244-254, Mar. 1999.[5] D. Taubman, High Performance Scalable Image Compression with EBCOT IEEE Trans. Image Processing, vol. 9, pp. 1158-1170, July 2000.[6] R. Kronland-Martinet, J. Morlet, and A. Grossman, Analysis of Sound Patterns through Wavelet Transform Int'l J. Pattern Recognition and Artificial Intelligence, vol. 1, no. 2, pp. 273-302, 1987.[7] M.A. Stoksik, R.G. Lane, and D.T. Nguyen, Accurate Synthesis of Fractional Brownian Motion Using Wavelets Electronic Letters, vol. 30, no. 5, pp. 383-284, Mar. 1994.[8] A.S. Lewis and G. Knowles, VLSI Architecture for 2D Daubechies Wavelet Transform without Multipliers Electronic Letters, vol. 27, no. 2, pp. 171-173, 1991.[9] K. Parhi and T. Nishitani, VLSI Architectures for Discrete Wavelet Transforms IEEE Trans. VLSI Systems, vol. 1, no. 2, pp. 191-202, 1993.[10] M. Vishwanath, R.M. Owens, and M.J. Irwin, “VLSI Architectures for Discrete Wavelet Transform,” IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 42, no. 5, pp. 305-316, May 1995.[11] A. Grzeszczak, M.K. Mandal, and S. Panchanathan, VLSI Implementation of Discrete Wavelet Transform IEEE Trans. VLSI Systems, vol. 4, pp. 421-433, Dec. 1996.[12] J.C. Limqueco and M.A. Bayoumi, A VLSI Architecture for Separable 2D Discrete Wavelet Transform J. VLSI Signal Processing, vol. 18, pp. 125-140, 1998.[13] G. Lafruit, F. Catthoor, J.P.H. Cornelis, and H.J.D. Man, An Efficient VLSI Architecture for 2D Wavelet Image Coding with Novel Image Scan IEEE Trans. VLSI Systems, vol. 7, no. 1, pp. 56-67, 1999.[14] F. Marino, D. Guevorkian, and J.T. Astola, Highly Efficient High-Speed/Low-Power Architectures for the 1D Discrete Wavelet Transform IEEE Trans. Circuits and Systems-Part II, vol. 47, no. 12, pp. 1492-1502, 2000.[15] W. Sweldens, The Lifting Scheme: A Custom-Design Construction of Biorthogonal Wavelet Applied and Computational Harmonic Analysis, vol. 3, pp. 186-200, 1996.[16] W. Jiang and A. Ortega, Efficient Discrete Wavelet Transform Architectures Based on Filterbank Factorizations Proc. IEEE Int'l Conf. Image Processing, vol. 2, pp. 749-753, Feb. 1999.[17] J.M. Jou, Y.-H. Shiau, and C.-C. Liu, Efficient VLSI Architectures for the Biorthoigonal Wavelet Transform by Filter Bank and Lifting Scheme Proc. IEEE Int'l Symp. Circuits and Systems, vol. 2, pp. 529-532, May 2001.[18] C. Diou, L. Torres, and M. Robert, An Embedded Core for the 2D Wavelet Transform Proc. IEEE Int'l Conf. Emerging Technologies and Factory Automation, vol. 5, pp. 179-186, July 2001.[19] K. Andra, C. Chakrabarti, and T. Acharya, A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform IEEE Trans. Signal Processing, vol. 50, no. 4, pp. 966-977, 2002.[20] C.-T. Huang, P.-C. Tseng, and L.-G. Chen, Efficient VLSI Architectures of Lifting-Based Discrete Wavelet Transform by Systematic Design Method Proc. IEEE Int'l Symp. Circuits and Systems, vol. 5, pp. 565-568, May 2002.[21] H. Liao, M.K. Mandal, and B.F. Cockburn, Efficient Implementation of the Lifting-Based Discrete Wavelet Transform Electronics Letters, vol. 38, no. 18, pp. 1010-1012, Aug. 2002.[22] H.T. Nagle, S.C. Roy, C.F. Hawkins, M.G. Mcnamer, and R.R. Fritzemeier, Design for Testability and Built-In Self Test: A Review IEEE Trans. Industrial Electronics, vol. 36, no. 2, pp. 129-140, 1989.[23] K.D. Wagner, "Robust Scan-Based Logic Test in VDSM Technologies," Computer, Nov. 1999, pp. 66-74.

Index Terms:
Discrete wavelet transform, lifting scheme, signal processing, multiresolution.
Citation:
Pei-Yin Chen, "VLSI Implementation for One-Dimensional Multilevel Lifting-Based Wavelet Transform," IEEE Transactions on Computers, vol. 53, no. 4, pp. 386-398, Apr. 2004, doi:10.1109/TC.2004.1268396
Usage of this product signifies your acceptance of the Terms of Use.