loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
21st IEEE VLSI Test Symposium
Fault Testing for Reversible Circuits
Napa Valley, California
April 27-May 01
ISBN: 0-7695-1924-5
Ketan N. Patel, University of Michigan
John P. Hayes, University of Michigan
Igor L. Markov, University of Michigan
Irreversible computation necessarily results in energy dissipation due to information loss. While small in comparison to the power consumption of today?s VLSI circuits, if current trends continue this will be a critical issue in the near future. Reversible circuits offer an alternative that, in principle, allows computation with arbitrarily small energy dissipation. Furthermore, reversible circuits are essential components of quantum logic. We consider the problem of testing these circuits, and in particular, generating efficient test sets. The reversibility property significantly simplifies the problem, which is generally hard for the irreversible case. We discuss conditions for a test set to be complete, give a number of practical constructions, and consider test sets for worst-case circuits. In addition, we formulate the problem of finding minimal test sets into an integer linear program (ILP) with binary variables. While this ILP method is infeasible for large circuits, we show that combining it with a circuit decomposition approach yields a practical alternative.
Citation:
Ketan N. Patel, John P. Hayes, Igor L. Markov, "Fault Testing for Reversible Circuits," vts, pp.410, 21st IEEE VLSI Test Symposium, 2003
Usage of this product signifies your acceptance of the Terms of Use.