loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
21st IEEE VLSI Test Symposium
Testable Design and Testing of Micro-Electro-Fluidic Arrays
Napa Valley, California
April 27-May 01
ISBN: 0-7695-1924-5
Hans G. Kerkhoff, MESA+ Research Institute
Mustafa Acar, MESA+ Research Institute
The testable design and testing of a fully software-controllable lab-on-a-chip, including a fluidic array of FlowFETs, control and interface electronics is presented. Test hardware is included for detecting faults in the DMOS electro-fluidic interface and the digital parts. Multi-domain fault modeling and simulation shows the effects of faults in the (combined) fluidic and electrical parts. The fault simulations also reveal important parameters of multi-domain test-stimuli, e.g. fluid velocity, for detecting both electrical and fluidic defects.
Index Terms:
Multi-domain testing, MEMS testing, Microsystem testing, Multi-domain fault modeling & simulation, Design-for-Testability
Citation:
Hans G. Kerkhoff, Mustafa Acar, "Testable Design and Testing of Micro-Electro-Fluidic Arrays," vts, pp.403, 21st IEEE VLSI Test Symposium, 2003
Usage of this product signifies your acceptance of the Terms of Use.