20th IEEE VLSI Test Symposium
Scan Islands - A Scan Partitioning Architecture and its Implementation on the Alpha 21364 Processor
Monterey, California
April 28-May 02
ISBN: 0-7695-1570-3
The paper presents a pragmatic scan partitioning architecture that allows less than perfect scan design in high performance, VLSI circuits to cost-effectively achieve test development and manufacturing test goals. The paper then describes an implementation of the architecture on Compaq's Alpha 21364 microprocessor.