loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
19th IEEE VLSI Test Symposium
Socillator Test: A Delay Test Scheme for Embedded ICs in the Boundary-Scan Environment
Marina Del Rey, CA
March 29-April 03
ISBN: 0-7695-1122-8
Tek Jau Tan, National Chiao Tung University
Chung Len Lee, National Chiao Tung University
A novel test scheme, which uses an oscillation source to supply the test signal and a transition detector to detect the arrival of the transition of the test signal through the CUT within the specific delay time, is proposed. The scheme is ideal to test embedded chips in the boundary scan environment within an SOC.
Index Terms:
Delay testing, Embedded testing, SOC testing, Oscillation test, System test.
Citation:
Tek Jau Tan, Chung Len Lee, "Socillator Test: A Delay Test Scheme for Embedded ICs in the Boundary-Scan Environment," vts, pp.0158, 19th IEEE VLSI Test Symposium, 2001
Usage of this product signifies your acceptance of the Terms of Use.