In this work, we present a divide and conquer approach to improve the testability of large sequential circuits while reducing the area overhead required. Specifically, we partition the circuits into more manageable size circuits for efficient synthesis with testability constraints. We resynthesize each circuit partition and restitch the partitions together to achieve our objectives. Experimental results are presented to demonstrate the effectiveness of our approach.