loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
18th IEEE VLSI Test Symposium (VTS'00)
Reducing Test Application Time for Built-in-Self-Test Test Pattern Generators
Montreal, Canada
April 30-May 04
ISBN: 0-7695-0613-5
Ilker Hamzaoglu, University of Illinois at Urbana-Champaign
Janak H. Patel, University of Illinois at Urbana-Champaign
This paper presents a new technique, called C-compatibility, for reducing the test application time of the counter-based exhaustive Built-in-Self-Test (BIST) test pattern generators. This technique reduces the test application time by reducing the size of the binary counter used in the test pattern generators. We have incorporated the synthesis algorithm for synthesizing BIST test pattern generators using the C-compatibility technique into ATOM, an advanced ATPG system for combinational circuits. The experimental results showed that the test pattern generators synthesized using this technique for the ISCAS85 and full scan versions of the ISCAS89 benchmark circuits achieve 100% stuck-at fault coverage in much smaller test application time than the previously published counter-based exhaustive BIST test pattern generators.
Index Terms:
Built-in-Self-Test, Test Application Time, Test Generation, Stuck-at Fault Model, Combinational Circuits
Citation:
Ilker Hamzaoglu, Janak H. Patel, "Reducing Test Application Time for Built-in-Self-Test Test Pattern Generators," vts, pp.369, 18th IEEE VLSI Test Symposium (VTS'00), 2000
Usage of this product signifies your acceptance of the Terms of Use.