loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
18th IEEE VLSI Test Symposium (VTS'00)
On Test Set Generation for Efficient Path Delay Fault Diagnosis
Montreal, Canada
April 30-May 04
ISBN: 0-7695-0613-5
Ramesh C. Tekumalla, Intel Corporation
Path delay fault testing has been widely pursued in literature, primarily because of the need for determining the optimal speed of circuit operation. The existing techniques for path delay fault diagnosis are oriented towards determining the delay defects based on a given test set.In this paper, we propose a method for modifying a given test set such that the resultant test set is more effective in determining and diagnosing paths with excessive delays. The process of modifying the given test set is built upon an accurate algorithm for identifying the entire single and multiple fault static sensitized by a given test set. The tests are then ordered such that it becomes faster and easier to identify paths responsible for timing failures. The modified test set results in an overall improvement in test quality and better diagnosis.The proposed approach can be used before test application for modifying the test set and improving diagnosis. Experiments are performed on the ISCAS' 89 and MCNC' 91 benchmark circuits to show the effectiveness of the proposed method for path delay fault diagnosis.
Index Terms:
Sensitizability, delay faults, test generation, robust tests, diagnosis
Citation:
Ramesh C. Tekumalla, "On Test Set Generation for Efficient Path Delay Fault Diagnosis," vts, pp.343, 18th IEEE VLSI Test Symposium (VTS'00), 2000
Usage of this product signifies your acceptance of the Terms of Use.