loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
18th IEEE VLSI Test Symposium (VTS'00)
General BIST-Amenable Method of Test Generation for Iterative Logic Arrays
Montreal, Canada
April 30-May 04
ISBN: 0-7695-0613-5
Kwame Osei Boateng, Ehime University
Hiroshi Takahashi, Ehime University
Yuzo Takamatsu, Ehime University
In this work, we call a set of a constant number of test patterns that have fixed fault coverage for any size of a given ILA as a fixed-coverage fixed-size test set (FixCoST). In this paper, we first show the existence of FixCoSTs each test pattern of which applies to the rows and columns of the array under test, binary patterns that are repetitions of a few cell-input patterns. Such FixCoSTs can be applied in a BIST framework. Next, we devise a means and formulate measures to evaluate the individual repetitive test patterns of such a FixCoST and the FixCoST as a set. Then, we exploit the repetitive nature of the constituent test patterns of the FixCoSTs to develop a BIST-amenable method for generating FixCoSTs that apply all permutations of binary patterns to each cell of the ILA under test.
Index Terms:
test generation, iterative logic arrays, fixed-coverage fixed-size test set, BIST
Citation:
Kwame Osei Boateng, Hiroshi Takahashi, Yuzo Takamatsu, "General BIST-Amenable Method of Test Generation for Iterative Logic Arrays," vts, pp.171, 18th IEEE VLSI Test Symposium (VTS'00), 2000
Usage of this product signifies your acceptance of the Terms of Use.