	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Vivek Chickermane Articles by Scott Richter Articles by Carl Barnhart

18th IEEE VLSI Test Symposium (VTS'00)

Integrating Logic BIST in VLSI Designs with Embedded Memories

Montreal, Canada

April 30-May 04

ISBN: 0-7695-0613-5

	ASCII Text	x
	Vivek Chickermane, Scott Richter, Carl Barnhart, "Integrating Logic BIST in VLSI Designs with Embedded Memories," VLSI Test Symposium, IEEE, pp. 157, 18th IEEE VLSI Test Symposium (VTS'00), 2000.

	BibTex	x
	@article{ 10.1109/VTEST.2000.843840, author = {Vivek Chickermane and Scott Richter and Carl Barnhart}, title = {Integrating Logic BIST in VLSI Designs with Embedded Memories}, journal ={VLSI Test Symposium, IEEE}, volume = {0}, year = {2000}, issn = {1093-0167}, pages = {157}, doi = {http://doi.ieeecomputersociety.org/10.1109/VTEST.2000.843840}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Test Symposium, IEEE TI - Integrating Logic BIST in VLSI Designs with Embedded Memories SN - 1093-0167 SP EP A1 - Vivek Chickermane, A1 - Scott Richter, A1 - Carl Barnhart, PY - 2000 VL - 0 JA - VLSI Test Symposium, IEEE ER -

Vivek Chickermane, IBM Corp.

Scott Richter, IBM Corp.

Carl Barnhart, IBM Corp.

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VTEST.2000.843840

Logic BIST techniques normally focus on testing random logic blocks. If one observes the current design trends for high-performance ASICS, the number and size of embedded memories is increasing rapidly. This presents several challenges to the design and integration of at-speed Logic BIST when the number of bits of embedded memories is a large percentage of the total number of storage bits in the design. This paper will discuss some novel techniques to address the DFT and clocking considerations in designs with extensive usage of embedded memories.

Citation:

Vivek Chickermane, Scott Richter, Carl Barnhart, "Integrating Logic BIST in VLSI Designs with Embedded Memories," vts, pp.157, 18th IEEE VLSI Test Symposium (VTS'00), 2000

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.